Digital design, Electrical engineering 3-Stage Pipelined RISC-V CPUBy Billy Bao & Jeffrey Sung 12 December 2022Includes UART for tethering and a branch predictor.read more