![3-Stage Pipelined RISC-V CPU](https://jeffreyjsung.github.io/images/fpga.jpeg)
Digital design,
Electrical engineering
3-Stage Pipelined RISC-V CPU
Includes UART for tethering and a branch predictor.
read moreIncludes UART for tethering and a branch predictor.
read moreDesigned two-stage pipelined CPU that runs the full RISC-V instruction set.
read more