
Digital design,
Electrical engineering
3-Stage Pipelined RISC-V CPU
Includes UART for tethering and a branch predictor.
read more
Includes UART for tethering and a branch predictor.
read more
Designed two-stage pipelined CPU that runs the full RISC-V instruction set.
read more
A simple artificial neural network written only using RISC-V.
read more